Abstract: A novel Z-source three-level inverter based on coupled inductors is proposed. The two inductors in traditional Z-source impedance network are replaced by two coupled inductors. The operating principle is described and the equations of boost factor and voltage stresses are deduced. Comparisons are made with other Z-source three-level inverters, especially the multicell switched inductor Z-source three-level inverter. The two topologies have same boost factor if a specific condition is met, but the proposed inverter uses less components and therefore the reliability is improved. SVPWM method for conventional three-level NPC inverter is easy to apply to the novel inverter after a simple modification. Simulations are conducted to verify the theoretical analysis.
Introduction
The three-level neutral-point-clamped (NPC) inverter has many advantages over two-level inverter: lower switching device voltage stress, better harmonic performance with lower operating frequency and smaller output filters [1, 2, 3] . However, the conventional three-level NPC inverter can only behave as a step-down converter, whose input dc voltage must be greater than its output ac line voltage amplitude, which limits its application. Z-source inverter (ZSI) is one of the most promising topologies. An "Xshaped" impedance network is employed in conventional two-level ZSI, which consists of two inductors and two capacitors. The input dc voltage and the bridge circuit are connected to the two ports of the impedance network respectively. The impedance network can boost the input dc voltage with the help of shoot-through operation, thus the input dc voltage level can be reduced. Moreover, shoot-through becomes a normal state, so the reliability is improved.
The Z-source concept can also be applied to three-level inverters. P. C. Loh et al. proposed a dual-Z-source three-level inverter [4] , which uses two sets of Z-source impedance networks and therefore increases the cost. The single Z-source topology is proposed in [5, 6] and it uses only half the passive elements and only one dc voltage source. Compared to the dual Z-source inverter, the single Z-source inverter has almost identical performance. Quasi-Z-source inverter is another topology derived from Z-source inverter. A single phase quasi-Z-source three-level inverter is studied in [7] ; one of its advantages is the continuous input current because two inductors are directly connected to the dc voltage supply. One disadvantage of the above Z-source three-level inverters is the inter-constraint between its boost factor and modulation index, so their voltage gains are still not very high. W. Mo et al. proposed a Trans-Z-source NPC inverter and a Γ-Z-source NPC inverter [8] ; each uses two coupled transformers to replace the two inductors in the conventional Z-source impedance network. The voltage gain can be increased by designing the turns ratio of the transformer. In literature [9], a three-level LCswitching-based voltage boost NPC inverter is discussed which uses less number of high-power passive components. However, two extra switches are introduced which need gating signals to turn them on and off. Another high boost factor topology is multicell switched inductor Z-source three-level inverter [10] . Its boost factor increases with the cell number significantly, but the number of Z-source network components increases apparently too. Converters utilizing coupled inductors have many advantages, such as low output current and voltage ripple, fast load transient and low output decoupling capacitance [11] . Recently, many new topologies based on coupled inductors are proposed [12, 13, 14, 15] . This paper presents a novel coupled inductor (CL) Z-source three-level inverter. Section 2 introduces the inverter topology and its operating principle. Section 3 compares the proposed inverter with several other Z-source three-level inverters. Section 4 describes the space vector pulse width modulation method. The performance of the proposed inverter is evaluated through simulation, and the results are shown in Section 5.
2 Principle of coupled inductor Z-source three-level inverter . Each coupled inductor has two windings, the numbers of turns of the primary and the secondary windings are n p and n s respectively. The turns ratio is greater than 1:
The square of the coupling factor k can be expressed as where L m and L k are the excitation inductance and the leakage inductance respectively. The CL Z-source three-level inverter can operate in three states: upper shootthrough state, lower shoot-through state and nonshoot-through state. Fig. 2 shows their equivalent circuits for analysis, the NPC inverter is represented by one or two ideal current sources for simplification.
The equivalent circuit for upper shoot-through state is shown in Fig. 2(a) . It is assumed that phase A operates in upper shoot-through state, switches S A1 , S A2 , S A3 and diode VD A2 in Fig. 1 conduct. In the impedance network, VD 1 and D 2 are forward biased; the voltage of capacitor C S1 is applied to the leakage inductance along with the excitation winding. The voltage across the excitation winding is denoted as u m and the voltage across the secondary winding is Nu m , so diode D 1 block. Current i U flows into the impedance network through diode VD 1 . For the negative bus, VD 2 and D 4 block while D 3 conducts. Fig. 2(b) shows the equivalent circuit for lower shoot-through state. Now suppose phase A operates in lower shoot-through state, switches S A2 , S A3 , S A4 and diode VD A1 in Fig. 1 conduct. In the impedance network, VD 2 In shoot-through states, the energy stored in split capacitors is delivered to the coupled inductors. The voltage equations in both states are 
where u inH1 is the high peak value of the dc-link voltage during the release of the leakage inductance energy. It takes time T 1 for the leakage inductance energy to reach zero. Switching period and the duty ratio of T 1 are denoted as T s and d 1 respectively, so
After that, the equivalent circuit is shown in Fig. 2(d) . The voltage equations in nonshoot-through state are as follow.
where u inH2 is the high peak value of the dc-link voltage after the release of the leakage inductance energy.
The duty cycles for the upper and lower shoot-through states are identical and denoted as d s . Applying volt-second balance to the excitation winding we have 
The impedance network capacitor voltage u C2 is deduced from (6) as
Because the symmetry of the impedance network, the two capacitors have equal voltages, that is, u C1 ¼ u C2 ¼ u C . From (5) and (7), the high peak value of the dclink voltage is written as
where B CL is the boost factor. If k 2 ¼ 1 and
The diode VD 1 in lower shoot-through state and diode VD 2 in upper shootthrough state have same voltage stresses:
Diodes D 1 and D 4 have equal voltage stresses in two shoot-through states:
Diodes D 2 and D 3 have identical voltage stresses in nonshoot-though state: (11) is simple and only relies on N, so it is not shown in Fig. 3 . As seen in Fig. 3 , the three surfaces have similar shapes. All the voltage stresses increase with turns ratio N when the duty cycle d s is fixed and increase with d s when N is fixed.
Comparisons with other Z-source three-level inverters
Several Z-source three-level inverters have been proposed to achieve some advantages. Some of them use transformers [8] , which are similar to the proposed CL Zsource three-level inverter. A trans-Z-source three-level topology and a Γ-Z-source topology are shown in Fig. 4 and Fig. 5 respectively. One obvious drawback of the two inverters is that the transformer turns ratio and the shoot-through duty ratio interact on each other. The boost factors of the two inverters are expressed as where N T and N À are the turns ratios of the transformers used in Trans-Z-source and Γ-Z-source topologies respectively. Their shoot-through duty ranges are 0 d s < 1=ð1 þ N T ) and 0 d s < 1=½1 þ 1=ðN À À 1Þ respectively. Such interactions restrict their voltage boost capabilities. For CL Z-source three-level inverter whose boost factor is expressed in (9), the turns ratio is eliminated in the denominator. Therefore its boost factor can be very high by choosing a large N.
Another topology of Z-source three-level inverter base on switched inductor (SL) is studied in [10] and is drawn in Fig. 6 . The two switched inductors are connected in the positive and negative buses; each of them consists of two inductors and three diodes.
In order to improve the voltage boosting capability, multiple switched inductor cells can be cascaded, as illustrated in Fig. 7(b) . Each cell in Fig. 7(b) consists of one inductor and three diodes, as shown in Fig. 7(a) . The boost factor for the multicell SL Z-source three-level inverter is
where n is the number of SL cells. The cell number is not included in the denominator, so high boost factor can be achieved as CL Z-source three-level inverter. These two inverters are compared in detail to identify the relationships between them. Table I lists the main parameters of the two inverters. As seen from Table I, 
SVPWM method
NPC inverter can be modulated by carrier-based PWM methods or space vector PWM (SVPWM) methods. This paper uses SVPWM algorithm to modulate the CL Z-source three-level inverter. With only a slight modification to the PWM method for conventional three-level NPC inverter, the CL Z-source three-level inverter can operate with maximum boosting ability. The reference voltage vector rotates anticlockwise in each cycle and its vertex passes through six large sectors S 1 ∼S 6 . Each large sector is divided into six small triangles. When the reference voltage vector vertex is located in a specific small triangle, it is synthesized by the three nearest active voltage vectors. For example, if the reference voltage vector vertex is located in triangle C 1 of sector S 1 (S 1 -C 1 ), it is synthesized by active vectors V 1 , V 2 and V 7 , as shown in Fig. 8 . The 12 gating signals for S 1 -C 1 are shown in Fig. 9 . Compared with traditional gating signals, the lower shoot-through states are inserted by turning on VT C4 early and turning off VT C4 late at time t 1 and t 4 respectively. While the upper shoot-through states are inserted by turning on VT A3 early and Table I . Comparisons between SL and CL Z-source three-level inverters
Diode voltage stress 1 (u VD1 and u VD2 for both turning off VT A3 late at time t 2 and t 3 respectively. The durations of upper and lower shoot-through in half a switching period are t US and t DS respectively, and t US ¼ t DS .
Simulation studies
The features of the proposed CL Z-source three-level inverter are verified under MATLAB/Simulink environment. As a comparison, the switched inductor Zsource three-level inverter is also studied. The two inverters use same main parameters: The dc side voltage u dc is 200 V. The Z-source impedance network capacitances are C 1 ¼ C 2 ¼ 2200 µF. The CL Z-source impedance network has no inductors while the inductances in SL Z-source impedance network are The waveforms of the two inverters are almost identical, so only results of the CL Z-source three-level inverter are shown in Fig. 10 . As shown in Fig. 10(a) , the dc-link voltage is composed by many pulses whose high peak and low peak values are about 2382 V and 1191 V respectively. According to the given boost factor, the expected dc-link voltage high peak value is u inH2 ¼ 12:13 Â 200 ¼ 2426 V. The difference between the expected value and the actual value (2426 V À 2382 V ¼ 44 V) is caused by voltage drop across the equivalent resistances, since no closed loop control is introduced. Fig. 10(b) shows the line voltage before the output filters. It can be seen that the line voltage amplitude is 2382 V. Fig. 10(c) shows the load phase voltage; its amplitude is about 831 V, also a bit smaller than its expected value 849 V (0:7 Â 12:13 Â 200=2). The simulations results show that the theoretical analysis is correct. The CL Z-source three-level inverter has strong voltage boosting capability.
Conclusions
In this paper, a novel coupled inductor Z-source three-level NPC inverter is studied. Two coupled inductors are used to replace the two inductors in conventional single Z-source impedance network. Compare to the single Z-source impedance network, the proposed inverter has higher boost factor. The novel topology also can achieve same boost factor as multicell switched inductor Z-source three-level inverter if N ¼ n þ 1 is satisfied, but its reliability is improved due to the smaller number of components. SVPWM method for conventional three-level NPC inverter is easy to apply to the novel inverter with only a slight modification. Simulation results are provided to verify the features of the proposed topology. For future work, experimental verification will be carried out.
